The electrostatic performance of p-type nanowires (NWs) made of InSb and GaSb, with special focus on their gate capacitance behavior, is analyzed and compared to that achieved by traditional semiconductors usually employed for p-MOS such as Si and Ge. To do so, a self-consistent k·p simulator has been implemented to achieve an accurate description of the Valence Band and evaluate the charge behavior as a function of the applied gate bias. The contribution and role of the constituent capacitances, namely the insulator, centroid and quantum ones are assessed. It is demonstrated that the centroid and quantum capacitances are strongly dependent on the semiconductor material. We find a good inherent electrostatic performance of GaSb and InSb NWs, comparable to their Ge and Si counterparts making these III-Sb compounds good candidates for future technological nodes.
I. INTRODUCTION
In the downscaling roadmap of Metal-Oxide-Semiconductor Field-Effect-Transistors (MOSFETs), industry has already reached the milestone of transition from planar to three-dimensional devices enforced by the necessity of controlling the Short Channel Effects (SCEs). In this context, nanowires (NWs) have been postulated as the most efficient structure to reduce SCEs as they provide a higher gate electrostatic control of the channel compared to other multigate devices. In addition, the requirements of both high performance and low power devices demand the use of materials different to Si, able to reduce the supply voltage while maintaining or increasing the on current (I ON ).
In this scenario, and due to their high bulk mobility, III-V materials have attracted extensive research interest in recent years 1 , being recognized as promising building blocks for the next generation of electronics and photonics 2 . Most of current works in the literature focus on n-type devices, where materials such as GaAs, InAs and InGaAs have already demonstrated impressive performance. Unfortunately, the enhancement in the electron mobility of these materials is not accompanied by a similar enhancement in the hole mobility, resulting in a poorer performance for pMOS transistors. To achieve fully operational complementary-MOS (CMOS) circuits, the tolerable asymmetry between both transistors cannot be very marked, and thus, the search for a high performance nMOS is bound to find its equivalent pMOS. Several materials are currently being investigated as technologically feasible p-type channels, being Ge one of the preferred choices due to its high bulk mobility 3 . Nonetheless, increasingly more attention has been focused on antimonide compounds, such as InSb and GaSb, owing to their excellent bulk hole mobilities among the rest of III-V compounds 4 .
Particularly, GaSb has demonstrated the ability to provide both, high bulk hole and electron mobility, ∼1400 cm 2 V −1 s −1 and 7000
A high mobility, however, does not guarantee a good performance. A potential substitute of silicon must also guarantee a large charge modulation in the channel, namely a good electrostatic control of it. This characteristic of a device is mainly determined by the gate capacitance and the inversion charge. In this sense, III-V materials have been largely accused to be affected by a Density of States (DOS) bottleneck. However, there are few studies dealing with this issue and its impact on the overall performance of pMOS NWs.
To this purpose, in this work we address the electrostatic properties and gate capacitance of GaSb and InSb NWs, and compare them to that achieved by Si and Ge devices, assessing whether the expected high mobility of these compound semiconductors may be degraded by a poorer electrostatic performance.
The outline of the paper is as follows. First, Section II describes the numerical simulator developed for this study and the main parameters employed to model each material. Next, in Section III, the main results regarding the bandstructure, charge distribution and gate capacitance for the different NWs are shown and analyzed, focusing on the main differences between the four considered materials. That Section also provides insights on the influence of the insulator capacitance, which is modified by changing the dielectric material. Finally, the main conclusions of this work are drawn in Sec. IV.
II. NUMERICAL SIMULATOR
In this study we are interested in the electrostatic behavior of cylindrical gate-all-around However, this method fails in the description of the more complex Valence Band (VB) of group IV (Si, Ge) and III-V semiconductors due to the coupling of the different subbands encompassing the VB: Heavy Holes (HH), Light Holes (LH) and Split-Off (SO). Thus, to achieve an accurate description of the VB of such materials, it is mandatory to use a model which accounts for the coupling between these subbands.
In this work, the k·p method, which explicitly accounts for the coupling between VB subbands has been implemented to calculate the VB structure and the associated envelope wave functions [13] [14] [15] . The k·p simulation scheme employs a reduced set of parameters which subbands forming the VB are considered explicitly, whereas the rest of bands, including the CB, are regarded as remote. However, for direct materials with a small gap, such as the III-Sb compounds here analyzed, the proximity of the CB to the VB has a non negligible influence on the resulting VB structure. The CB can also be explicitly accounted for in an eight-band k·p model 16 . The implemented model uses a set of semi-empirical parameters directly related to the different anisotropic effective masses of the involved subbands, the so-called Luttinger parameters, that can be found in the literature 8 . These parameters are valid for both, six-band and eight-band k·p models. However, for the latter, they have to be reduced to exclude the effect of the CB, which is explicitly taken into account in the model 16 . The k·p parameters used in this study, and the references from where they have been extracted, are presented in Table I . The Kane coupling parameter E P has been reduced for GaSb, as suggested in 17 , to avoid the appearance of spurious solutions.
III. RESULTS AND DISCUSSION
A. Valence Band bandstructure The VB structure calculated with the k·p method has been re-ordered using an algorithm that minimizes the changes of the subband group velocity 19 . As a result, although the VB structure in the NW is the result of a mix between the bulk hole subbands (HH, LH and SO), Fig. 2 shows that we can still sort the resulting them into HH-dominated (HHD) subbands and LH-dominated (LHD) subbands, exhibiting two trends corresponding to different curvatures. HHD subbands have lower curvature and group velocity, and higher DOS than the LHD ones. At a first glance, the Si device presents the highest DOS due to: i) the larger number of subbands per unit energy, and ii) their lower curvature, both for HHD and LHD subbands.
The Ge, InSb and GaSb NWs exhibit similar bandstructures, where the HH band is much less influential, resulting in just one HHD subband and a lower DOS. When increasing the gate overdrive voltage from 0 V to −0.4 V, a reduction in the energy distance between the HHD and the LHD subbands, and also between the first and second LHD subbands is observed for all materials (Fig. 2) resulting in an increased DOS (Fig. 3) .
B. Hole distribution and centroid
Employing the bandstructure and wave functions obtained from the k·p simulations, the charge distribution can be evaluated. Our results show an almost isotropic behavior of the charge for the four devices under study, due to the [111] orientation considered. In the subthreshold and near-threshold regimes, Fig. 4(a) , the charge for all the devices presents a quite similar trend, with the maximum located at the device center. Nevertheless, when the applied gate voltage increases, Fig. 4(b) , the charge distribution is shifted towards the semiconductor-insulator interface, presenting a clear peak far from the device center for Si and Ge, whereas for GaSb and InSb it exhibits a broader flat hole distribution at the center of the NW.
The displacement of the charge towards the semiconductor-insulator interface can be quantitatively evaluated using the charge centroid 20, 21 . We will consider the logarithmic weighting of the hole distribution proposed in 21 , which is closely related to the gate capacitance analyzed in the next Section. So that, the centroid (∆) of the hole distribution, referred to the semiconductor-insulator interface, is calculated as: with x i defined as: has a direct effect on the gate capacitance of those devices.
C. Gate Capacitance
The best figure to assess the gate control over the channel charge is the gate capacitance, C G . With the reduction of the channel length, it has become challenging to keep high values for C G , being this one of the main reasons to employ GAA geometries. Thus, a comparison of this magnitude for the four devices under consideration will provide a good measure of their electrostatic performance.
For the cylindrical GAA under study, and assuming an isotropic distribution of the charge density in the cross-section, the Gauss's Law is straightforwardly applicable. Thus, C G can be regarded as the contribution of three series capacitances:
As aforementioned, the same dielectric (Al 2 O 3 ) has been considered throughout this work, (T ins = 1.5 nm and ε ins = 9ε 0 ). So that, C ins can be evaluated as:
where ε ins is the insulator dielectric constant, and the rest of the parameters have been previously defined. C c and C q are the centroid and quantum capacitance terms, respectively, that can be evaluated as:
and
where ψ c and ψ s correspond to the potential evaluated at the device center and the semiconductor-insulator interface, respectively. C c and C q can be combined into the socalled inversion capacitance C inv = ∂Q i /∂ψ s . C q , has been related to the finite DOS resulting from quantization 18, 22 . As for C c , it can be calculated as 21, 23 :
where ε s is the semiconductor dielectric constant and x i was defined in (2), remarking the close relation between C c and the charge centroid 21 .
In Fig. 6 , the gate capacitances and their components are depicted for the four materials considered here. We observe a similar trend on the total gate capacitance for all of them. The
Si device provides the highest value of C G in the whole range of gate voltages but the rest of materials show a comparable performance in terms of C G with a maximum variation of 15% in strong inversion. For a better understanding of the behavior of each device, the different constituent capacitances must be analyzed. As aforementioned, C ins is the same for the four devices, so we will restrict our analysis to C q and C c . Due to the extremely low values of C q in the subthreshold regime, the influence of C ins and C c in the total capacitance can be neglected in this range. For gate voltages close to V T and slightly higher, C G is influenced by both C c and C q . In Si, the faster enhancement of C q , due to the larger DOS, is spoiled by a low C c . For Ge, InSb and GaSb, C q increases more softly, remaining below 20 pF cm 
